Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added Verilog-AMS Syntax Highlighter #515

Merged
merged 1 commit into from
Jan 23, 2025

Conversation

Hypothawits
Copy link
Contributor

  • New files for VAMS Highlighting
  • Updated package.json
  • Updated CHANGELOG
  • Updated README

- New files for VAMS Highlighting
- Updates to main json
- Update change log
- Update README
@mshr-h
Copy link
Owner

mshr-h commented Jan 23, 2025

LGTM. Thanks!
It would be nice if you could add some language examples for Verilog-AMS in language_examples, but it's not mandatory.

@mshr-h mshr-h merged commit de83aa3 into mshr-h:main Jan 23, 2025
5 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants